

A RADIX-16 FFT ALGORITHM SUITABLE FOR MULTIPLY-ADD INSTRUCTION BASED ON GOEDECKER METHOD

Daisuke Takahashi

Institute of Information Sciences and Electronics, University of Tsukuba
1-1-1 Tennodai, Tsukuba-shi, Ibaraki 305-8573, Japan
daisuke@is.tsukuba.ac.jp

ABSTRACT

A radix-16 fast Fourier transform (FFT) algorithm suitable for multiply-add instruction is proposed. The proposed radix-16 FFT algorithm requires fewer floating-point instructions than the conventional radix-16 FFT algorithm on processors that have a multiply-add instruction. Moreover, this algorithm has the advantage of fewer loads and stores than either the radix-2, 4 and 8 FFT algorithms or the split-radix FFT algorithm. We use Goedecker's method to obtain an algorithm for computing radix-16 FFT with fewer floating-point instructions than the conventional radix-16 FFT algorithm. The number of floating-point instructions for the proposed radix-16 FFT algorithm is compared with those of conventional power-of-two FFT algorithms on processors with multiply-add instruction.

1. INTRODUCTION

For computing an $N = 2^m$ -point FFT, radix-2, 4, 8 and 16 FFT algorithms and split-radix FFT algorithms have been proposed [1, 2, 3, 4, 5].

Until several years ago, floating-point addition was faster than floating-point multiplication on most processors. For this reason, FFT algorithms that reduced real multiplications, e.g., the Winograd Fourier transform algorithm (WFTA) [6] and the prime factor FFT algorithm (PFA) [7, 8], have been intensively studied. These algorithms show an advantage over processors that require more time for multiplication than addition. Today, floating-point multiplication is as fast as floating-point addition on the latest processors. Moreover, many processors have a multiply-add instruction.

As for related works, Linzer and Feig [9] have shown radix-2, 4 and 8 FFT algorithms and split-radix FFT algorithm for fused multiply-add architectures. These FFT algorithms are based on the Cooley-Tukey FFT algorithm [1] and the split-radix FFT algorithm [3, 4]. On the other hand, radix-2, 3, 4 and 5 FFT algorithms on computers with overlapping multiply-add instructions have been proposed by Goedecker [10] and Karner et al. [11].

The higher radices are more efficient in terms of both memory and floating-point operations. A high ratio of floating-point instructions to memory operations is particularly important in a cache-based processor. In view of the high ratio of floating-point instructions to memory operations, the radix-16 FFT is more advantageous than the radix-2, 4 and 8 FFTs. Thus the FFTW [12],

is known as one of the fastest FFT libraries for many processors, contains a radix-16 FFT routine.

Although higher radix FFTs require more floating-point registers to hold intermediate results, some processors have sufficient floating-point registers (e.g., Intel Itanium processor has 128 floating-point registers [13]).

However, efficient implementations of a radix-16 FFT algorithm suitable for multiply-add instruction have not yet been presented.

In this paper, we propose a radix-16 FFT algorithm suitable for multiply-add instruction based on Goedecker method.

Throughout this paper, we use a multiply-add instruction, which computes $d = \pm a \pm bc$, where a, b, c and d are floating-point registers. Also, we assume that an addition, a multiplication, or a multiply-add each requires one machine cycle on processors that have a multiply-add instruction. We will call any of these computations a floating-point instruction, and assign a unit cost to each.

2. A RADIX-16 FFT ALGORITHM SUITABLE FOR MULTIPLY-ADD INSTRUCTION

The DFT of N points is given by

$$X_k = \sum_{n=0}^{N-1} x_n W_N^{nk}, \quad k = 0, \dots, N-1 \quad (1)$$

where $W_N = \exp(-j2\pi/N)$, X_k and x_n are sequences of complex numbers.

An FFT kernel [10, 14] calculates the innermost part in a transformation, which has the form [10]

$$Z_{out}(k) = \sum_{n=0}^{P-1} Z_{in}(n) \Omega^n W_P^{nk} \quad (2)$$

for $k = 0, 1, \dots, P-1$. The radix of the kernel is given by the prime factor P which is 16 in this paper. Ω^n is called the twiddle factor and $W_P = \exp(-j2\pi/P)$.

In the radix- P FFT kernel, an input data $Z_{in}(n)$ multiplied by the twiddle factor Ω^n is performed with "short DFT" [15].

The adaptability of the conventional radix-16 FFT algorithm on processors that have a multiply-add instruction is here discussed.

The conventional radix-16 FFT (decimation-in-time) is split into the first step and the remaining part. The first step is the complex multiplication of $Z_{in}(n) \times \Omega^n$ ($n = 1, 2, \dots, 15$). Then 15 complex multiplications are necessary. We assume that a complex multiplication in the $(1, j)$ plane is done with four real multiplications and two real additions. In the first step, since the ratio of

This work was supported by the Grant-in-Aid for Young Scientists (B) (No. 14780185) of the Ministry of Education, Culture, Sports, Science and Technology of Japan.

Table 1. Number of Floating-Point Instructions for FFT Algorithms of N Points with Multiply-Add Instruction

Algorithm	Floating-point instructions
Linzer and Feig radix-4 [9]	$(11/4)N \log_2 N - (13/6)N + (8/3)$
Linzer and Feig radix-8 [9]	$(11/4)N \log_2 N - (57/28)N + (16/7)$
Linzer and Feig split-radix [9]	$(8/3)N \log_2 N - (16/9)N + 2 - (2/9)(-1)^{\log_2 N}$
Conventional radix-16	$(55/16)N \log_2 N - (241/60)N + (64/15)$
Proposed radix-16	$(87/32)N \log_2 N - (241/120)N + (32/15)$

Table 2. Number of Floating-Point Instructions for FFT Algorithms of N Points with Multiply-Add Instruction

N	Linzer and Feig radix-4 [9]	Linzer and Feig radix-8 [9]	Linzer and Feig split-radix [9]	Conventional radix-16	Proposed radix-16
8		52	52		
16	144		144	160	144
32			372		
64	920	928	912		
128			2164		
256	5080		5008	6016	5056
512		11632	11380		
1024	25944		25488		
2048			56436		
4096	126296	126832	123792	152512	125408

multiplications to additions is two to one, the addition unit cannot be exploited on processors with multiply-add instruction. Then a 16-point DFT is performed in the remaining part. Since the conventional radix-16 FFT has 24 real multiplications and 144 real additions in the remaining part, the multiply unit also cannot be exploited. As a result, the conventional radix-16 FFT algorithm has 220 floating-point instructions on processors with multiply-add instruction.

We conclude that the conventional radix-16 FFT algorithm is therefore not suitable for the multiply-add instruction.

As we mentioned in the above, the multiply-add unit cannot be exploited in the conventional radix-16 FFT algorithm. We will make full use of the multiply-add unit to transform the conventional radix-16 FFT.

Goedecker's method [10] consists of repeated transformations of the expression:

$$ax + by \rightarrow a(x + (b/a)y) \quad (3)$$

where $a \neq 0$.

Applying repeated transformations of (3) to the conventional radix-16 FFT, a radix-16 FFT algorithm suitable for multiply-add instruction is obtained.

The proposed radix-16 FFT algorithm suitable for multiply-add instruction is shown in Fig. 1. Here, the real part of the array Z_{in} is denoted by z_{inr} , the imaginary part by z_{ini} , and correspondingly for Z_{out} . The real part and imaginary part of the twiddle factor Ω^n are cr_n and ci_n , respectively.

In the proposed radix-16 FFT algorithm, a table for twiddle factors of ci_1-ci_{15} , $cr_{31}-cr_{157}$, $cos_{81}-cos_{8381}$ and $cr_{181}-cr_{282}$ is needed. Since these values can be computed in advance, the overhead of making the table is negligible.

The proposed radix-16 FFT algorithm has only 174 floating-point instructions on processors with multiply-add instruction. We

can see that the multiply-add unit can be exploited in the proposed radix-16 FFT algorithm from Fig. 1.

3. EVALUATION

In order to evaluate the effectiveness of power-of-two FFT algorithms, we compare the number of floating-point instructions, loads, and stores.

The number of floating-point instructions for various FFT algorithms of N points with multiply-add instruction is shown in Tables 1 and 2. The proposed radix-16 FFT algorithm asymptotically saves about 21% of the floating-point instructions over the conventional radix-16 FFT on processors that have a multiply-add instruction.

In comparison with the Linzer and Feig radix-4 and 8 FFT algorithms [9], the proposed radix-16 FFT algorithm asymptotically saves about 1% of the floating-point instructions. On the other hand, the proposed radix-16 FFT algorithm asymptotically increases about 2% of the floating-point instructions over the Linzer and Feig split-radix FFT algorithm [9].

The number of loads, stores, floating-point instructions used for various FFT butterflies is given in Table 3. In calculating the number of loads and the number of stores, we assume that enough registers are available to perform an entire butterfly in the registers without using any intermediate stores or loads.

In Table 4, the asymptotic number of loads, stores, and floating-point instructions used by each algorithm is given. The proposed radix-16 FFT algorithm requires fewer loads and stores than the Linzer and Feig radix-4 and 8 FFT algorithms or the Linzer and Feig split-radix FFT algorithm. In particular, in comparison with the Linzer and Feig radix-8 FFT algorithm, the proposed radix-16 FFT algorithm asymptotically saves 25% of the loads and stores.

Table 3. Number of Loads, Stores, and Floating-Point Instructions for General Butterflies Used in FFT Algorithms with Multiply-Add Instruction. The Number of Loads Does Not Include Loading All of the Constants

Algorithm	Loads	Stores	Floating-point instructions
Linzer and Feig radix-4 [9]	8	8	22
Linzer and Feig radix-8 [9]	16	16	66
Linzer and Feig split-radix [9]	8	8	16
Conventional radix-16	32	32	220
Proposed radix-16	32	32	174

Table 4. Number of Loads, Stores, and Floating-Point Instructions Divided by $N \log_2 N$ Used by FFT Algorithms to Compute an N Point DFT. Lower Order Terms Have Been Omitted

Algorithm	Loads	Stores	Floating-point instructions
Linzer and Feig radix-4 [9]	1	1	11/4
Linzer and Feig radix-8 [9]	2/3	2/3	11/4
Linzer and Feig split-radix [9]	4/3	4/3	8/3
Conventional radix-16	1/2	1/2	55/16
Proposed radix-16	1/2	1/2	87/32

4. CONCLUSION

A radix-16 FFT algorithm suitable for multiply-add instruction has been presented. We reduced the number of floating-point instructions necessary for a radix-16 FFT algorithm by maximizing the use of multiply-add instructions.

The proposed radix-16 FFT algorithm requires fewer floating-point instructions than the conventional radix-16 FFT algorithm on processors that have a multiply-add instruction.

If the FFTs are being computed on a machine that has enough registers to perform an entire radix-16 FFT algorithm, those FFTs will use fewer loads and stores than the radix-2, 4 and 8 FFT algorithms or the split-radix FFT algorithm.

5. REFERENCES

- [1] J. W. Cooley and J. W. Tukey, "An algorithm for the machine calculation of complex Fourier series," *Math. Comput.*, vol. 19, pp. 297–301, Apr. 1965.
- [2] G. D. Bergland, "A fast Fourier transform algorithm using base 8 iterations," *Math. Comput.*, vol. 22, pp. 275–279, Apr. 1968.
- [3] P. Duhamel and H. Hollmann, "Split radix FFT algorithm," *Electron. Lett.*, vol. 20, pp. 14–16, Jan. 1984.
- [4] H. V. Sorensen, M. T. Heideman, and C. S. Burrus, "On computing the split-radix FFT," *IEEE Trans. Acoust., Speech, Signal Processing*, vol. ASSP-34, pp. 152–156, Feb. 1986.
- [5] D. Takahashi, "An extended split-radix FFT algorithm," *IEEE Signal Processing Lett.*, vol. 8, pp. 145–147, May 2001.
- [6] S. Winograd, "On computing the discrete Fourier transform," *Math. Comput.*, vol. 32, pp. 175–199, Jan. 1978.
- [7] D. P. Kolba and T. W. Parks, "A prime factor FFT algorithm using high-speed convolution," *IEEE Trans. Acoust., Speech, Signal Processing*, vol. ASSP-25, pp. 281–294, Aug. 1977.
- [8] C. S. Burrus and P. W. Eschenbacher, "An in-place, in-order prime factor FFT algorithm," *IEEE Trans. Audio Electroacoust.*, vol. AU-29, pp. 806–817, Aug. 1981.
- [9] E. Linzer and E. Feig, "Implementation of efficient FFT algorithms on fused multiply-add architectures," *IEEE Trans. Signal Processing*, vol. 41, pp. 93–107, Jan. 1993.
- [10] S. Goedecker, "Fast radix 2, 3, 4, and 5 kernels for fast Fourier transformations on computers with overlapping multiply-add instructions," *SIAM J. Sci. Comput.*, vol. 18, pp. 1605–1611, Nov. 1997.
- [11] H. Karner, M. Auer, and C. W. Ueberhuber, "Multiply-add optimized FFT kernels," *Math. Models. Methods Appl. Sci.*, vol. 11, pp. 105–117, Feb. 2001.
- [12] M. Frigo and S. G. Johnson, "FFTW: An adaptive software architecture for the FFT," in *Proc. 1998 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP98)*, Apr. 1998, pp. 1381–1384.
- [13] Intel Corporation, *Intel Itanium Architecture Software Developer's Manual Volume 1: Application Architecture Revision 2.0 (245317-003)*, Dec. 2001.
- [14] C. Van Loan, *Computational Frameworks for the Fast Fourier Transform*, SIAM Press, Philadelphia, PA, 1992.
- [15] H. J. Nussbaumer, *Fast Fourier Transform and Convolution Algorithms*, Springer-Verlag, New York, second corrected and updated edition, 1982.

/* twiddle factors can be computed in advance */	u3 = r - s * ci3	v15 = r * ci15 + s	s = s4 - s6 * cr51	r0 = u1 + u9 * cr282
ci1 = ci1/cr1	v3 = r * ci3 + s	/* 16-point DFT */	u6 = r + s	s0 = v1 + v9 * cr282
ci2 = ci2/cr2	r = zinr(4)	r0 = u0 + u8 * cr8	v6 = s - r	r1 = u1 - u9 * cr282
ci3 = ci3/cr3	s = zini(4)	s0 = v0 + v8 * cr8	r = r5 - r7 * cr51	s1 = v1 - v9 * cr282
ci4 = ci4/cr4	u4 = r - s * ci4	r1 = u0 - u8 * cr8	s = s5 - s7 * cr51	r2 = u5 + u13 * cr31
ci5 = ci5/cr5	v4 = r * ci4 + s	s1 = v0 - v8 * cr8	u7 = r * cos8381 + s	s2 = v5 + v13 * cr31
ci6 = ci6/cr6	r = zinr(5)	r2 = u4 + u12 * cr124	v7 = -r + s * cos8381	r3 = v5 - v13 * cr31
ci7 = ci7/cr7	s = zini(5)	s2 = v4 + v12 * cr124	u8 = r8 + r10 * cr62	s3 = u13 * cr31 - u5
ci8 = ci8/cr8	u5 = r - s * ci5	r3 = v4 - v12 * cr124	v8 = s8 + s10 * cr62	zoutr(1) = r0 + r2 * cr181
ci9 = ci9/cr9	v5 = r * ci5 + s	s3 = u12 * cr124 - u4	r = r9 + r11 * cr62	zouti(1) = s0 + s2 * cr181
ci10 = ci10/cr10	r = zinr(6)	r4 = u1 + u9 * cr91	s = s9 + s11 * cr62	zoutr(5) = r1 + r3 * cr181
ci11 = ci11/cr11	s = zini(6)	s4 = v1 + v9 * cr91	u9 = r + s	zouti(5) = s1 + s3 * cr181
ci12 = ci12/cr12	u6 = r - s * ci6	r5 = u1 - u9 * cr91	v9 = s - r	zoutr(9) = r0 - r2 * cr181
ci13 = ci13/cr13	v6 = r * ci6 + s	s5 = v1 - v9 * cr91	u10 = s8 - s10 * cr62	zouti(9) = s0 - s2 * cr181
ci14 = ci14/cr14	r = zinr(7)	r6 = u5 + u13 * cr135	v10 = r10 * cr62 - r8	zoutr(13) = r1 - r3 * cr181
ci15 = ci15/cr15	s = zini(7)	s6 = v5 + v13 * cr135	r = r9 - r11 * cr62	zouti(13) = s1 - s3 * cr181
cr31 = cr3/cr1	u7 = r - s * ci7	r7 = v5 - v13 * cr135	s = s9 - s11 * cr62	r0 = u2 + u10 * cr2
cr51 = cr5/cr1	v7 = r * ci7 + s	s7 = u13 * cr135 - u5	u11 = -(r - s)	s0 = v2 + v10 * cr2
cr62 = cr6/cr2	r = zinr(8)	r8 = u2 + u10 * cr102	v11 = -(r + s)	r1 = u2 - u10 * cr2
cr73 = cr7/cr3	s = zini(8)	s8 = v2 + v10 * cr102	u12 = r12 + r14 * cr73	s1 = v2 - v10 * cr2
cr91 = cr9/cr1	u8 = r - s * ci8	r9 = u2 - u10 * cr102	v12 = s12 + s14 * cr73	r2 = u6 + u14 * cr31
cr102 = cr10/cr2	v8 = r * ci8 + s	s9 = v2 - v10 * cr102	r = r13 + r15 * cr73	s2 = v6 + v14 * cr31
cr113 = cr11/cr3	r = zinr(9)	r10 = u6 + u14 * cr146	s = s13 + s15 * cr73	r3 = v6 - v14 * cr31
cr124 = cr12/cr4	s = zini(9)	s10 = v6 + v14 * cr146	u13 = r * cos8381 + s	s3 = u14 * cr31 - u6
cr135 = cr13/cr5	u9 = r - s * ci9	r11 = v6 - v14 * cr146	v13 = -r + s * cos8381	zoutr(2) = r0 + r2 * cr182
cr146 = cr14/cr6	v9 = r * ci9 + s	s11 = u14 * cr146 - u6	r = r12 - r14 * cr73	zouti(2) = s0 + s2 * cr182
cr157 = cr15/cr7	r = zinr(10)	r12 = u3 + u11 * cr113	s = s12 - s14 * cr73	zoutr(6) = r1 + r3 * cr182
cos81 = cos($\pi/8$)	s = zini(10)	s12 = v3 + v11 * cr113	u14 = -(r - s)	zouti(6) = s1 + s3 * cr182
cos82 = cos($2\pi/8$) = $1/\sqrt{2}$	u10 = r - s * ci10	r13 = u3 - u11 * cr113	v14 = -(r + s)	zoutr(10) = r0 - r2 * cr182
cos83 = cos($3\pi/8$)	v10 = r * ci10 + s	s13 = v3 - v11 * cr113	r = r13 - r15 * cr73	zouti(10) = s0 - s2 * cr182
cos8381 = cos83/cos81	r = zinr(11)	r14 = u7 + u15 * cr157	s = s13 - s15 * cr73	zoutr(14) = r1 - r3 * cr182
cr181 = cr1 * cos81	s = zini(11)	s14 = v7 + v15 * cr157	u15 = -r - s * cos8381	zouti(14) = s1 - s3 * cr182
cr182 = cr1 * cos82	u11 = r - s * ci11	r15 = v7 - v15 * cr157	v15 = r * cos8381 - s	r0 = u3 + u11 * cr282
cr282 = cr2 * cos82	v11 = r * ci11 + s	s15 = u15 * cr157 - u7	r0 = u0 + u8 * cr2	s0 = v3 + v11 * cr282
/* 15 complex multiplications by twiddle factors */	r = zinr(12)	u0 = r0 + r2 * cr4	s0 = v0 + v8 * cr2	r1 = u3 - u11 * cr282
u0 = zinr(0)	s = zini(12)	v0 = s0 + s2 * cr4	r1 = u0 - u8 * cr2	s1 = v3 - v11 * cr282
v0 = zini(0)	u12 = r - s * ci12	u1 = r1 + r3 * cr4	s1 = v0 - v8 * cr2	r2 = u7 + u15 * cr31
r = zinr(1)	v12 = r * ci12 + s	v1 = s1 + s3 * cr4	r2 = u4 + u12 * cr31	s2 = v7 + v15 * cr31
s = zini(1)	r = zinr(13)	u2 = r0 - r2 * cr4	s2 = v4 + v12 * cr31	r3 = v7 - v15 * cr31
u1 = r - s * ci1	s = zini(13)	v2 = s0 - s2 * cr4	r3 = v4 - v12 * cr31	s3 = u15 * cr31 - u7
v1 = r * ci1 + s	u13 = r - s * ci13	u3 = r1 - r3 * cr4	s3 = u12 * cr31 - u4	zoutr(3) = r0 + r2 * cr181
r = zinr(2)	v13 = r * ci13 + s	v3 = s1 - s3 * cr4	zoutr(0) = r0 + r2 * cr1	zouti(3) = s0 + s2 * cr181
s = zini(2)	r = zinr(14)	u4 = r4 + r6 * cr51	zouti(0) = s0 + s2 * cr1	zoutr(7) = r1 + r3 * cr181
u2 = r - s * ci2	s = zini(14)	v4 = s4 + s6 * cr51	zoutr(4) = r1 + r3 * cr1	zouti(7) = s1 + s3 * cr181
v2 = r * ci2 + s	u14 = r - s * ci14	r = r5 + r7 * cr51	zouti(4) = s1 + s3 * cr1	zoutr(11) = r0 - r2 * cr181
r = zinr(3)	v14 = r * ci14 + s	s = s5 + s7 * cr51	zoutr(8) = r0 - r2 * cr1	zouti(11) = s0 - s2 * cr181
s = zini(3)	r = zinr(15)	u5 = r + s * cos8381	zouti(8) = s0 - s2 * cr1	zoutr(15) = r1 - r3 * cr181
	s = zini(15)	v5 = -r * cos8381 + s	zoutr(12) = r1 - r3 * cr1	zouti(15) = s1 - s3 * cr181
	u15 = r - s * ci15	r = r4 - r6 * cr51	zouti(12) = s1 - s3 * cr1	

Fig. 1. Proposed radix-16 FFT algorithm suitable for multiply-add instruction.